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ABSTRACT This is the first work to investigate the impact that Negative Capacitance Field-Effect
Transistor (NCFET) brings on the efficiency and accuracy of future Neural Networks (NN). NCFET is at the
forefront of emerging technologies, especially after it has become compatible with the existing fabrication
process of CMOS.Neural Network inference accelerators are becoming ubiquitous inmodern SoCs and there
is an ever-increasing demand for tighter and tighter throughput constraints and lower energy consumption.
To explore the benefits that NCFET brings to NN inference regarding frequency, energy, and accuracy,
we investigate different configurations of the multiply-add (MADD) circuit, which is the core computational
unit in any NN accelerator. We demonstrate that, compared to the baseline 7nm FinFET technology, its
negative capacitance counterpart reduces the energy by 55%, without any frequency reduction. In addition,
it enables leveraging higher computational precision, which results to a considerable improvement in the
inference accuracy. Importantly, the achieved accuracy improvement comes also together with a significant
energy reduction and without any loss in frequency.
INDEX TERMS Emerging technology, low-power, neural networks, neural processing units.
I. INTRODUCTION
Technology scaling is reaching limits in which scaling down
further the operating voltage of circuits (VDD) with new
technology nodes is becoming profoundly difficult if not
impossible. This is because VDD scaling is strictly governed
by the sub-threshold swing of transistors (SS), which is
fundamentally limited, in conventional CMOS technology,
to 60 mV/decade at room temperature (300K). This is caused
by ‘‘Boltzmann tyranny’’ [1] that dictates the distribution of
charge carriers at the source of the transistor. The switching
speed of any circuit is mainly determined by the ON cur-
rent (ION ) of the constituent transistors that form the circuit
critical paths. ION , in turn, is proportional to the transistor
voltage overdrive, which is VDD above the threshold voltage
(VT ), i.e., ION ∝ (VDD − VT ). Therefore, in order to scale
down VDD, while still maintaining the same frequency, VT
must be proportionally reduced. However, the reduction in
The associate editor coordinating the review of this manuscript and
approving it for publication was Kuan Chee .
VT increases exponentially the leakage current of transistors,
resulting in a significant and unacceptable rise in the static
power of circuits [2].
As a result of the discontinuation of VDD scaling, improve-
ments in computational speed and energy efficiency have
become very challenging to achieve with every new gener-
ation. When it comes to speed, the frequency of circuits is
not improving anymore, even though the underlying technol-
ogy allows that, in order to prevent unsustainable on-chip
temperatures caused by excessive power densities. Static
and dynamic power, on the other hand, have exponential
and quadratic dependencies on VDD, respectively. Hence,
the non-scalable VDD will strongly restrict the potential
improvements that upcoming technologies might bring to the
efficiency of the circuits.
Negative Capacitance Field-Effect Transistor (NCFET) is
one of the promising emerging technologies that aims to
increase the steepness of the current of transistors towards
pushing SS beyond its fundamental limit of 60 mV/decade.
Among many proposed approaches in the last decade,
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NCFET is at the forefront. This is because NCFET has
recently become fully compatible with the existing CMOS
fabrication process [3], which paves the way for NCFET to
be adopted by the semiconductor industry for commercial
usages. NCFET integrates a ferroelectric (FE) layer inside the
transistor gate stack that provides an internal voltage amplifi-
cation, which enables transistors to operate at a reduced VDD
without any loss in their switching speed. This, in turn, has
a far-reaching impact on circuits’ efficiency as will be later
demonstrated.
Neural Network (NN) Inference:Hardware accelerators for
NN inference are rapidly becoming an integral part of system-
on-chips (SoCs). They typically comprise large arrays of
multiply-add (MADD) circuits [4] providing a considerable
increase in inference speed. In order to meet tighter and
tighter throughput constraints, state of the art traditionally
trades-off inference speed with accuracy in which the pre-
cision of MADD circuits is reduced (i.e., achieve higher fre-
quency) at the cost of some accuracy loss [4], [5]. However,
to satisfy such tight throughput constraints, NN accelerators
integrate thousands of MADD units [4] resulting in a signif-
icant increase in energy consumption, which might not be
tolerated.
Bringing NCFET and Neural Networks Together: In this
work, we are the first to investigate the advantages that
NCFET technology brings to NN inference w.r.t efficiency
and accuracy improvements. Compared to FinFET (i.e., con-
ventional counterpart technology), NCFET allows MADD
units (with the same precision) to either 1) improve the speed
by increasing the frequency up to 36%without any increase in
the energy (i.e., effectively addressing tight throughput con-
straints challenge), or 2) reduce the energy up to 55%without
any decrease in the frequency (i.e., effectively addressing the
significant energy consumption associated with NN inference
accelerators). Both improvements in either speed or energy
stem from the inherent ability of negative capacitance to boost
the internal transistors’ voltage and hence, enableVDD scaling
without degrading the electrical proprieties of transistors.
Alternatively, the aforementioned improvements in
NCFET can be translated into a higher precision in MADD
circuits leading to a considerable increase in the infer-
ence accuracy. This comes together with lower energy con-
sumption and, importantly, without any loss in the speed
(i.e., sustaining the same frequency that the baseline Fin-
FET provides). To evaluate the impact of NCFET-induced
higher-precision MADD units on the NN inference accuracy,
we study five image classification NNs [6]–[10] trained on
the ImageNet dataset [11] and one audio classification NN
[12] trained on the UrbanSound8K dataset [13]. In our eval-
uation, we studied several scenarios w.r.t different MADD
precision levels showing how NCFET always improves the
accuracy and energy efficiency of NN inference. For instance,
compared to a baseline FinFET that employs 7-bit MADD
circuits, NCFET increases the precision to 10-bits along with
18% energy reduction and without any loss in frequency.
Such an increase in theMADD precision boosts the inference
accuracy by 1.4x, on average, for the different NNs that we
studied. In this work we focus on state-of-the-art Convolu-
tional NNs (CNNs) in order to demonstrate the benefits of
the NCFET. In that way, we can provide important insight
regarding the next generation of NN accelerators. However,
our work is not limited only to CNNs. It can also be applied
to other types of NN architectures with similar results.
Our novel contributions within this article are as follows:
(1) This is the first work to provide a holistic investigation
of how NCFET improves, in multiple aspects, the speed
and energy efficiency of MADD circuits employed to accel-
erate neural network inference. We demonstrate how such
improvements offered by NCFET allow the usage of MADD
circuits at a higher precision along with less energy and with-
out any loss in frequency compared to conventional FinFET
(i.e., no tradeoffs). In addition, we further investigate the
consequences of having higher precision MADD circuits on
increasing the accuracy of various neural networks.
(2) For accurate modeling and investigations, our imple-
mentation traverses several abstracting levels, starting from
physics/device level (where the negative capacitance effect
does originate) all the way up to the system level (where the
accuracy of neural networks is ultimately improved) through
the circuit level where the efficiency (frequency and energy)
as well as precision of MADD circuits are increased.
II. NEGATIVE CAPACITANCE TRANSISTORS (NCFET)
NCFET incorporates a ferroelectricity property inside the
transistor gate stack, which behaves as a negative capacitance
under certain conditions and hence provides an internal volt-
age amplification. The latter enables the SS of the transistor to
go beyond 60 mV/decade and therefore the same ON current
can be achieved but at a lower VDD, without the need to
reduce VT (i.e., no increase in the leakage power). In prac-
tice, NCFET does not add any additional new layer to the
existing transistor but, instead, it dopes the hafnium (HfO2)-
based material – which is widely used in exiting CMOS
technologies to grow high-κ dielectrics – with zirconium to
create ferroelectricity [14]. Hence, NCFET does not come
with any additional area overhead. Instead, NCFET comes
with an overhead w.r.t the total gate’s capacitance, as will be
later explained.
In summary: Compared to conventional FET transistors,
NCFET transistors achieve the same ON current but at a
lower VDD without any increase in the OFF current. There-
fore, NCFET-based circuits, compared to the correspond-
ing baseline circuits (i.e., circuits implemented using the
counterpart conventional FET technology) operate at a lower
VDD and hence consume less power without any loss in
the speed because the same operating frequency can be still
sustained.
Impact of Negative Capacitance on Transistors: The pres-
ence of a FE inside the transistor gate stack can be represented
using the equivalent capacitance divider that consists of the
FE capacitance (Cfe) and the underlying internal FET capac-
itance (CFET ). The voltage amplification (AV ) at the internal
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FIGURE 1. Investigating from physics all the way up to the system level the impact of NCFET on the
accuracy and efficiency of neural network inference.
gate can be then expressed as shown in Eq. 1. The conse-
quences of NC on circuits can be summarized as follows:
(1) The internal amplification will boost the flowing carriers
inside the NCFET’s channel and hence a higher ON current
ION will be provided. Therefore, NCFET circuits will exhibit
a smaller delay and thus can be clocked at higher frequency
without the need to increase VDD. Alternatively, the VDD of
NCFET circuits can be scaled downwhile the same frequency
as in the baseline FinFET can still be sustained.
(2) Because Cfe has a negative value and the condition
(|Cfe| > CFET ) must be always met to ensure no hys-
teresis during operation, the total capacitance of NCFET
is always larger than the capacitance of the baseline FET
(CFET ), as Eq. 3 clarifies. Therefore, compared to baseline
FinFET, NCFET circuits will consume a higher dynamic
power (Pdynamic) at the same VDD. However, when the VDD
of NCFET circuit is scaled down (as explained above),
a quadratic saving in Pdynamic is obtained, which compensates
to a large degree the side effect of NC on increasing the total
capacitance. For example, for the NCFET circuits examined
in Section V, the voltage needs to be decreased from 0.7V to
0.5V to achieve lower dynamic power than the FinFET ones







; |Cfe|>CFET ⇒ AV >1
(1)









> CFET ⇒ larger Pdynamic (3)
In addition to NCFET, there are several steep slope devices
already presented in the literature (e.g., Tunnel FET [15],
HyperFET [16], etc). Although Tunnel FET promises to offer
very steep sub-threshold slope and lower leakage than the
to conventional CMOS technology, it suffers from lower
ON current due to the inherent nature of transport mech-
anism [15]. HyperFET can provide steep slope but will
always have lower ION due to series resistance [16]. The
main characteristic of NCFET technology, compared to other
existing steep-slope transistors, is the capability of NCFET
to still deliver a high ON current. Therefore, NCFET tran-
sistors can still provide a high switching speed and hence,
the implemented circuits can still be clocked at a high fre-
quency (i.e., circuit’s performance is not sacrificed). This is
essential for NN accelerators, as inference speed cannot be
compromised [5].
III. IMPACT OF NCFET ON NEURAL NETWORK
INFERENCE ACCELERATORS
Neural Network (NN) inference is one of the most common
and computationally intensive workloads of today’s comput-
ing systems. The core arithmetic operation performed byNNs
during inference is the multiply-addition (MADD) operation.
Particularly, the convolution and fully connected layers of
NNs perform millions of multiplications and additions [6].
As a step to enable faster inference, significant interest is
shown in the design of custom ASIC NN accelerators [4],
[5], [17] targeting both cloud platforms and mobile SoCs.
In addition, quantization [18] is leveraged to further improve
the inference efficiency. During quantization, both weights
and activations are converted to lower-precision numerical
representations (e.g., perform INT8 computations in place
of FLOAT32). Hence, the required precision of the MADD
operations is reduced leading to significant speed improve-
ment. The heart of NN accelerators comprises large arrays
of MADD circuits [4], [5]. Considering that NNs become
deeper, these accelerators need to integrate thousands or
even more MADD circuits [4]. Therefore, in our analysis,
we use the MADD circuit as our driving circuit to assess
the figure of merit (speed, energy, and precision) of NN
accelerators [19].
In this work, we perform a thorough evaluation to examine
the impact of the NCFET on improving the speed, energy
efficiency and accuracy of NN accelerators. As illustrated
in Fig. 1, our evaluation employs a holistic approach that
starts from physics (where the NC effect originates) and
expands all the way up to the system level (where the NN
accuracy is affected). For varying precision MADD circuits,
we consider two scenarios: 1) speed optimization, in which
we explore the frequency gain delivered by NCFET under the
same energy that the baseline FinFET MADD consumes and
2) energy optimization, in whichwe explore the energy saving
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achieved by the NCFET when NCFET MADD operates at
the maximum frequency that the baseline FinFET MADD
achieves.
IV. BRIDGING THE GAP BETWEEN PHYSICS AND
SYSTEM LEVEL: OUR IMPLEMENTED SETUP
In this section, we explain the experimental setup that we
implemented to evaluate the impact of the NCFET on improv-
ing the frequency and energy efficiency of MADD circuits at
various precision levels and how the accuracy of NNs will be
ultimately impacted. Fig. 2 demonstrates our implementation
at every abstraction level to achieve our goal.
FIGURE 2. Our implementation across the computing stack starting from
physics/device modeling, where the negative capacitance effect
originates, all the way up to the system level, where the accuracy and
efficiency of Neural Network (NN) inference are ultimately impacted.
A. NCFET MODELING: FROM PHYSICS TO
CIRCUIT LEVEL
In our work, we consider NCFET with a configura-
tion of metal-ferroelectric-metal-insulator-semiconductor
(MFMIS). As our baseline technology, we employ the 7 nm
FinFET. Hereafter, we name NC-FinFET the direct Negative
Capacitance counterpart of our baseline FinFET technology.
The baseline FinFET is modeled by the industry-standard
compact model (BSIM-CMG) in order to accurately account
for both short-channel and quantum-mechanical effects in
sub-10nm geometries [20]. The FE is modeled as Eq. 4 shows
based on Taylor series following the Landau-Khalatnikov
(L-K) theory [21], [22]. Our modeling of polarization with
the electric field accounts for the higher dielectric constant
of the FE, which is crucial to correctly model how NC
increases the total gate capacitance of FinFET.
Vfe = tfe(2αQ+ 4βQ3) (4)
Vfe is the voltage across FE layer, Q is the gate charge, tfe
is the thickness of ferroelectric. α and β are FE material
dependent parameters [21], [23]. The complete modeling of
NC-FinFET is implemented inside the Verilog-A code of the
BSIM-CMG itself and solved in a self-consistent manner
using the commercial HSPICE simulator [24] for each bias
point, ensuring charge equality and Kirchhoff’s laws. For the
baseline FinFET, we employ the 7 nm Process Design Kit
(PDK) [25] where the device parameters are: L = 21nm,
HFIN = 32 nm, TFIN = 6.5 nm and EOT = 1 nm [26].
For the FE, we employ Al doped HfO2 material because it is
a compatible material with the standard CMOS [14]. The α
and β required in the L-K equation are calculated by the use
of the remnant polarization (Pr ) of 5µC/cm2 and the coercive
field (Ec) of 1 MV/cm as extracted from the experimental
measurements provided in [14]. Further details in device
modeling and device parameters are available in [26].
The developed Verilog-A code of NC-FinFET is then
employed within a commercial cell library characteriza-
tion [24] to create NCFET-aware cell libraries. Note that the
used netlists of standard cells in the characterization process
are obtained from the used open-source 7 nm PDK [25].
Each standard cell is characterized for various (7 × 7) input
signal slews and output load capacitances to ensure accurate
delay and power analysis later at the circuit level, i.e. when
NCFET-aware libraries are used by the static timing anal-
ysis and power analysis tool flows. The created libraries
are compatible with the existing commercial EDA software
(e.g., Synopsys and Cadence) and hence they can be directly
deployed. Note that, the NCFET-aware cell library comprises
onlyNCFET based cells while the baseline one contains only
FinFET based cells. For the sake of completeness, in Fig. 3,
we present several validation results obtained from [27], com-
paring the results of the NCFET model with TCAD results.
Fig. 3(a) presents the ID-VG characteristics for various ferro-
electric layer thicknesses. The larger the thickness, the higher
the drain current but with the increase likelihood for hystere-
sis to appear. Fig. 3(b) depicts the corresponding analysis
with respect to the sub-threshold slope (SS) improvement
as a function of gate voltage. In Fig. 3(c), we report the
obtained improvement in the ON current (ION ) for different
ferroelectric thicknesses (tfe) as well as for the baseline ON
current represented in Fig. 3 as tfe = 0. In Fig. 3(d and e),
we show the differential voltage gain (AV ) obtained from the
negative capacitance effect as well as the resulting internal
voltage gain, respectively. Finally, Fig. 3(f) shows the ID-VG
characteristics for different gate voltage VG. As it can be
noticed in Fig. 3(a-f), results from our NCFET model come
with a very good agreement with TCAD results.
B. NEURAL NETWORK MODELING: FROM CIRCUIT TO
SYSTEM LEVEL
Circuit Level: NN inference accelerators consist of large
arrays of MADD circuits [4], [5]. The MADD units are
pipelined and thus, the overall frequency of the MADD array
is mainly defined by the frequency of the individual MADD
unit. Analogously, the total energy consumption of the entire
MADD array is proportional to the energy consumption of
the individual MADD circuit. Therefore, in our analysis,
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FIGURE 3. Validation results of the employed NCFET model obtained
from [27] in which results from the NCFET model for various device
characteristics are compared with TCAD results. As can be noticed, a very
good matching between our model results and TCAD results is achieved.
(a) Shows ID-VG results for low VD at different ferroelectric (tfe)
thicknesses. (b) Shows the corresponding sub-threshold slope (SS)
improvements. (c) summaries the gain in ON current as a function of tfe.
(d and e) report the obtained internal voltage gain from the negative
capacitance effect. (f) ID-VG results for various gate voltage (VG).
Figures and results are taken from [27].
we consider the frequency and energy consumption of a
MADD circuit as a frequency and energy proxy, as typically
done in state of the art [19], to assess the frequency and energy
improvements that are delivered by NCFET. In our evalua-
tion, we examine varying precision (Q-bit) MADD units. We
implement Q × Q MADD circuits in Verilog RTL using the
arithmetic components of the Synopsys DesignWare library
(M-2016.12). Each MADD circuit comprises a fixed point
multiplier followed by a fixed point adder to accumulate the
multiplication results. The size of the multiplier is Q×Q and
the size of the adder is set to 32-bit to avoid accumulation
overflow [19]. Hence, note thatQ×Q refers to the arithmetic
precision of the MADD unit itself and does not refer to the
size of the NN accelerator (e.g., size of systolicMADD array)
or the convolution operator. To generate the MADD units,
we instantiate two components from the DesignWare library,
i.e., a Q-bit multiplier followed by a 32-bit adder. Synopsys
Design Compiler is used to synthesize the different MADD
circuits and Synopsys PrimeTime is used to perform Static
Timing Analysis of the obtained netlists. During synthesis,
the ‘‘compile_ultra’’ option is used and we instruct
Design Compiler to break the hierarchy and flatten the design,
in order to obtain well-optimized netlists. Post-synthesis tim-
ing simulation is then performed using Mentor QuestaSim
to calculate the switching activity of the synthesized netlist.
Finally, a power analysis is performed using the extracted
switching activity and PrimeTime to accurately calculate the
power consumption of each MADD circuit. Every MADD
circuit is synthesized and evaluated targeting both the con-
ventional baseline FinFET as well as the NC-FinFET. For
our analysis we instantiate fully-optimized arithmetic units
from the circuit library and we treat the obtained circuit
implementations as black boxes, i.e., we only evaluate their
hardware characteristics and we do not interfere with their
implementation. Evaluating the efficiency and the optimiza-
tions of the synthesis tool is out of the scope of this article.
System Level: We employ an asymmetric min/max
post-training quantization method [28] by using a zero-point
(ZP) in addition to the scale factor (S). This method allows us
to map the min and max values of the float representation to
theminimum andmaximum range of the quantized one. Once
the NN is trained using the default 32-bit float representation,
the tensor weight quantization to Q-bit is performed as in:








ZP = xmaxfloat ∗ S − x
max
quant (5)
Note that rounding is needed if the result is not an integer.
All the examined NNs (details in Section VII) are devel-
oped using Pytorch v1.3 machine learning library [29]. The
NNs are trained considering 32-bit floating-point represen-
tation and we capture the corresponding inference accu-
racy on the evaluation datasets. To investigate how the
NNs behave under different representations, we employ
the previously-described quantization process as Q-bit
post-training quantization. For different Q, we quantize the
weights, bias, and activations of the 32-bit float represen-
tation and we record the inference accuracy of the quan-
tized representation on the same evaluation datasets. Finally,
although the quantization method of [28] is employed, our
analysis is orthogonal to any quantization approach and sim-
ilar results are expected.
V. MADD UNIT EVALUATION
A. FREQUENCY AND ENERGY ANALYSIS
In the following, we evaluate the impact of the NC-FinFET
on improving the energy and frequency of MADD circuit
which is the basic building block of NN inference hardware
accelerators. To cover a wide range of scenarios, we con-
sider seven precision levels starting from 6-bit up to 12-bit
and we evaluate the frequency and energy consumption of
the respective 6 × 6 to 12 × 12 MADD circuits. During
synthesis, the MADD circuits are implemented targeting
both the 7nm FinFET and NC-FinFET libraries. For each
circuit, a randomly generated dataset of one million inputs is
used to perform post-synthesis timing simulations and then
extract the induced switching activity required for accurate
power analysis. Leveraging the higher frequency delivered
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by NC-FinFET, the operating voltage of NC-FinFET circuits
can be scaled down while the baseline frequency (i.e., the
maximum frequency provided by the baseline FinFET at
0.7V) can be still sustained. At every reduced voltage, we ana-
lyze the efficiency improvement in MADD circuit obtained
by NC-FinFET. In our speed optimization scenario (details
in Section III), we examine the frequency gain obtained by
NC-FinFET when MADD circuit consumes the same energy
as in the baseline FinFET. In our energy optimization scenario
(details in Section III), we examine the energy reduction
obtained by NC-FinFET when MADD circuit operates at
the maximum frequency as in the baseline FinFET. In total,
more than 250 MADD configurations (i.e., different Q-bit
precision and/or voltage levels and/or operating frequencies)
have been evaluated in our experimental results.
Fig. 4 (a and b) presents the frequency and energy gains
obtained in the speed optimization and energy optimization
scenarios, respectively. For 6-bit to 12-bit precision levels,
Fig. 4a reports the frequency of the NC-FinFET and Fin-
FET based MADD circuits when the former consumes the
same energy with the latter. The FinFET based MADD is
synthesized and simulated at 0.7V and PrimeTime is used to
extract its energy consumption. Then, we scale the operating
voltage (from 0.2V to 0.7V) of the respective NC-FinFET
MADD and conduct exploration in order to identify the high-
est voltage value, thus the highest frequency, at which the
energy consumption of the NC-FinFETMADD circuit is less
or equal to the energy consumption of the respective FinFET
MADD. As shown in Fig. 4a, the frequency gain delivered
by NC-FinFET is 26.6% on average and ranges from 14.3%
for the 6 × 6 MADD to 36.4% for the 12 × 12 MADD.
For the widely-used 8 × 8 MADD, NC-FinFET achieves a
FIGURE 4. Employing NC-FinFET for (a) speed optimization and
(b) energy optimization scenarios at various precision levels in MADD
circuits. (a) demonstrates the gain in frequency obtained by NC-FinFET
while NC-FinFET MADD circuits still consume the same energy as the
baseline FinFET. (b) demonstrates the energy reduction obtained by
NC-FinFET, while NC-FinFET MADD circuits still operate at the same
frequency as in the baseline FinFET.
23.8% higher frequency for the same energy consumption.
Similarly, Fig. 4b demonstrates the energy saving obtained
by the NC-FinFET. In this analysis, the targeted frequency of
the NC-FinFET based MADD circuits is set to be equal to
the maximum frequency of the respective FinFET MADD at
0.7V. Then, we perform an exploration to extract the lowest
voltage value, thus the lowest energy consumption, that satis-
fies this frequency constraint. The energy reduction attained
in Fig. 4b is on average 49.7% and ranges from 40.1% up to
55.5%. In the case of the 8× 8 MADD, NC-FinFET delivers
52% lower energy consumption without any frequency loss.
All the configurations extracted by our exploration in Fig. 4a
and 4b feature 0.5V and 0.4V voltage values, respectively.
This is mainly explained by the fact that the differentMADDs
exhibit a similar structure and thus the same voltage decrease
was required. For the energy optimization, 0.4V was the
lowest voltage value that could satisfy the frequency con-
straint. Similarly, 0.5V is the highest voltage value that could
compensate for the increased gate capacitance of the NCFET
MADDs and thus satisfy the energy constraint of the speed
optimization.
B. AREA DISCUSSION
NC-FinFET, in practice, does not result in an area over-
head because the transistor footprint remains the same as
in the baseline transistor. To realize the effect of negative
capacitance, the high-κ layer within the gate stack of the
transistor is replaced with a ferroelectric layer. Note that
negative capacitance effects can be realized at the same HOf2
thickness of the baseline transistor (i.e., the same thickness of
the baseline high-κ layer of around 2nm) and an increase in
the thickness layer results in more gain (i.e., higher internal
voltage amplification). However, the length and width of
the transistor and hence the transistor area footprint always
remain unaffected (i.e., the same).
As mentioned in Section IV-A, the generated NC-FinFET
library is the direct counterpart of the baseline FinFET library,
i.e., exactly the same cells exist in both libraries. In Fig. 4,
the NC-FinFET basedMADDunits exhibit always lower area
than the respective FinFET based MADD ones. This area
gain is mainly explained by the fact that due to the internal
voltage amplification, NC-FinFET based standard cells are
faster [2]. Hence, weaker baseline cells (more area-efficient
but slow) become significantly faster in NC-FinFET and thus
can be used even under strict synthesis delay constraints.
Since we target high performance, the baseline MADD units
are synthesized with very strict constraints (i.e., at maximum
frequency) and thus weaker cells are mainly not selected by
the synthesis tool. However, depending on the optimization
scenario examined in Fig. 4, weaker cells can be selected
for the NC-FinFET based MADD units. In the speed opti-
mization scenario – in which the NC-FinFET based MADD
units are also synthesized under tight timing constraints (i.e.,
at maximum frequency) – NC-FinFET achieves an average
area reduction of 4.1% (up to 6%). In the energy opti-
mization scenario – in which the NC-FinFET based MADD
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units are synthesized under relaxed timing constraints (i.e.,
at the maximum frequency of the respective FinFET based
MADD) – the average area reduction is 15.6% (up to 18.7%).
In the former case, the area gain is very small and is mainly
attributed to the optimizations that the synthesis tool was
able to perform (especially in the non-critical paths). In the
latter case, the area gain is attributed to the relaxed synthesis
constraints and the ability of the tool to select a larger number
of weaker, but more area efficient, cells.
VI. A NEURAL PROCESSING UNIT USE CASE
The MADD units examined in Section IV-B are combina-
tional only circuits. However, all other elements (e.g., regis-
ters, clock network, etc.) are expected to scale similarly when
NC-FInFET is used [2]. To investigate this, we implement a
full chip design of the matrix multiply unit (MXU) similarly
to the one used in Google TPU [5]. The MXU comprises a
large systolic array of 8 × 8 MADD units. We implement
the MXU in Verilog RTL and we use Synopsys Design
Compiler to synthesize the MXU considering the maximum
performance. Then, we use Cadence tool flow to perform the
physical implementation of the chip, i.e., GDSII level. Using
Cadence Innovus, we design the layout of the floorplan of
the chip and the power delivery network (PDN). After that,
we perform place and route including clock tree synthesis
targeting the maximum performance under the highest opti-
mization constraints. For accurate power and timing analysis,
we employ the timing and power signoff tools to report
the delay and power of the designed chip after extracting
the chip’s parasitic. Therefore, we employ Cadence Tem-
pus Timing Signoff tool for delay analysis and Voltus IC
Power Integrity signoff tool for power analysis. Moreover,
we enabled the on-chip signal and power integrity to consider
the impact of the RC-parasitic of the entire chip on delay
and power. Finally, for dynamic power analysis, we employ
QuestaSim in order to perform timing circuit simulations
to extract the switching activity of the final designed chip
which is used as input for the power signoff tool for accurate
power estimation under real activities. This procedure was
done for both the baseline FinFET and NC-FinFET libraries.
Note that, the same floorplan, placement, routing, and opti-
mization options are employed for both NCFET and baseline
FinFET designs. Finally, for the full chip design of the MXU,
we run the aforementioned energy and speed optimization
scenarios. For the energy optimization scenario, NC-FinFET
achieved 53% lower energy consumption. The respective
value, obtained in Fig. 4b for the 8 × 8 MADD is 52%. For
the speed optimization scenario, NC-FinFET achieved 22%
higher frequency. The respective value, obtained Fig. 4a for
the 8 × 8 MADD is 24%. As a result, the gains reported
at MADD level are maintained under a full chip design
evaluation that considers the entire matrix multiply unit,
clock tree, registers, hold and setup times, RC-parasitic, etc.
Note that this evaluation targets a specific NN accelerator
microarchitecture (i.e., TPU). However, in order to provide
a generic evaluation, we focus on investigating the impact
TABLE 1. Neural Network accuracy for varying quantization levels. The
Neural Networks are trained on the ImageNet dataset [11] and the
asymmetric min/max post-training quantization method [28] is used..
of NC-FinFET on the MADD unit that is a core component
of any NN accelerator independently of its microarchitec-
ture [4], [5], [17], [19], [30]–[33].
VII. NEURAL NETWORK INFERENCE EVALUATION
In Section V, we demonstrated that NC-FinFET can signif-
icantly improve the efficiency of NN inference accelerators
in terms of speed and energy consumption. In this section,
we perform a system-level evaluation and demonstrate that
NC-FinFET can improve both accuracy as well as energy
consumption without sacrificing speed. Six NNs are consid-
ered in our analysis, i.e., the 101-layer ResNet (ResNet-101)
[6], the SqueezeNet v1.1 [7], MobileNet v2 [8], ShuffleNet
v2 [9], MnasNet v1.0 [10], and the AudioCRNN [12]. The
ResNet-101, SqueezeNet v1.1, MobileNet v2, ShuffleNet v2,
and MnasNet v1.0 are image classification NNs and they
are trained on the ImageNet dataset [11]. AudioCRNN is an
audio classification on and it is trained for the UrbanSound8K
dataset [13]. Table 1 reports the accuracy of the examined
NNs for different quantization sizes (6-bit to 12-bit) as well
as for 32-bit floating point inference. For [6]–[10] the Top-1
accuracy is reported. The last row of Table 1 reports the
average accuracy (w.r.t the examined NNs) attained at each
quantization size. Hereafter, when referring to the accuracy
of a quantization size, we refer to this average value. As
shown in Table 1, ResNet-101 and SqueezeNet are amenable
to compression and their accuracy is slightly affected by
quantization [7], [18]. On the other hand, [8]–[10], [12] are
highly impacted by quantization and their accuracy degrades
significantly as the quantization size decreases. On average,
as shown in Table 1, increasing the quantization size delivers
higher accuracy. However, this accuracy improvement comes
at the cost of increased hardware requirements. For exam-
ple, moving from 8-bit to 10-bit quantization increases the
inference accuracy by 1.093x (from 63.35% to 69.26%). On
the other hand, considering the conventional FinFET (Fig. 4),
moving from 8-bit to 10-bit precision MADD units, reduces
the frequency by 13% and increases the energy consumption
by 40%, respectively. Similarly, targeting speed,moving from
8-bit to 6-bit, decreases the accuracy to only 20.18%.
As shown in Fig. 4, the NC-FinFET based MADD cir-
cuits feature significantly higher frequency compared to the
respective FinFET ones. Specifically, in Fig. 4a, all the
examined NC-FinFET based MADD circuits feature higher
frequency than the 6 × 6 FinFET based MADD. Hence,
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FIGURE 5. The accuracy-energy improvement Pareto-front is delivered by NC-FinFET. In (a)-(d) the accuracy improvement and the energy
reduction are reported w.r.t. the FinFET baseline which operates at 0.7V. The accuracy improvement is calculated w.r.t. the average accuracy
of each quantization level in Table 1. In (a)-(d) the NC-FinFET circuits operate at the maximum frequency of the respective FinFET baseline,
i.e., accuracy-energy improvement without speed loss.
compared to FinFET, NC-FinFET enables increasing the
precision of the MADD circuit and thus achieving higher
accuracy without any frequency loss. In Fig. 5, we leverage
this frequency slack and evaluate the accuracy and energy
improvements that can be achieved by exploiting NC-FinFET
and adopting higher precision MADD units. For each pre-
cision Q ∈ [6, 9] we perform an exploration to identify all
the Z × Z NC-FinFET based MADD circuits (with Q <
Z ≤ 12) that feature less energy consumption compared
to the Q × Q FinFET based MADD. During the conducted
exploration, for each Z value, we set the frequency con-
straint of the Z × Z NC-FinFET MADD to be equal to
the maximum frequency of the Q × Q FinFET MADD.
Then, we scale the voltage value to extract its lowest value
(i.e., lowest energy consumption) that satisfies the frequency
constraint. In Fig. 5a-5d, the 6-bit to 9-bit precision FinFET
MADD circuits, are used as the baseline and we depict the
accuracy-energy improvement Pareto-Front that is obtained
by using NC-FinFET based MADD units with higher pre-
cision. In Fig. 5a-5d, for the same frequency, the accuracy
increases on average by 2.794x, 1.368x, 1.091x, and 1.020x,
respectively. In the meantime, in Fig. 5a-5d, the energy con-
sumption decreases on average by 22.2%, 23.9%, 20.3%,
and 29.8%, respectively. As illustrated in Fig. 5a, compared
to FinFET, NC-FinFET delivers 8-bit accuracy at the speed
of 6-bit inference. In other words, compared to 6-bit infer-
ence using FinFET, NC-FinFET achieves 3.14x higher accu-
racy and also 15% energy reduction. Regarding the typically
used 8-bit MADD (Fig. 5c), NC-FinFET enables moving
up to 12-bit for the same frequency and energy consump-
tion. For example, NC-FinFET enables performing 10-bit
inference for the frequency budget of the 8 × 8 FinFET
based MADD circuit. Hence, 1.093x higher accuracy and
30% energy reduction are achieved. Note that in this case,
ResNet-101 and SqueezeNet can be still executed at 8-bit
quantization since their accuracy increases slightly from 8-
bit to 10-bit. Nevertheless, they will be still benefited by
the high energy reduction (30%) achieved by the 10 × 10
NC-FinFET MADD.
NN accelerators can combine multiple MADD units to
run the inference with higher precision for the weights and
activations and thus, improve the delivered accuracy. For
example, a typical accelerator with 8× 8 MADD circuits can
use two or four MADD units to run the inference with a) a
mix of 8-bit activations and 16-bit weights (or vice versa)
or b) 16-bits for both the activations and weights. However,
in the former case the speed of the accelerator is reduced by
half while in the latter the accelerator computes at quarter-
speed [5]. Similarly, the energy consumption doubles and
quadruples, respectively. As shown in Table 1, the accuracy
of the examined NNs barely increases for quantization sizes
higher than 10-bits. As aforementioned, NC-FinFET enables
using 10-bit precisionMADDcircuits at the frequency budget
of an 8-bit FinFET MADD. As a result, in many cases,
when 10-bits for activations and weights deliver satisfying
accuracy, we do not need to combine multiple MADD units.
Hence, NC-FinFET based NN accelerators can achieve even
higher energy savings (more than 30%) and also deliver a
significant speed boost. If the 10-bits do not produce satis-
fying accuracy, the MADD circuits can be still combined,
delivering also even higher range for the weights and activa-
tions (e.g. 20-bits). Therefore, NC-FinFET not only improves
the energy/speed of the NN inference accelerators but also
enables NN developers to rethink their implementations and
exploit the higher precision that NC-FinFET delivers to
improve the accuracy of their models without trading off
for speed and energy. For example, existing NN architec-
tures trade throughput (e.g., [5] combines many MADD
units to enable higher computational precision) or speed
(e.g., [30] uses 10-bit MADD units that are 1.15x slower
than the 8-bit ones) to achieve higher inference accuracy.
Similarly, [19], [32], [33] apply approximations and trade
accuracy to improve the speed and/or energy consumption.
As a result, NC-FinFET provides new insights and new
directions to future NN accelerators architects as well as NN
developers.
VIII. NCFET RELIABILITY DISCUSSION
When it comes to reliability, the research study for NCFET is
still in its infancy. In the following, we discuss the NCFET
reliability for the major reliability degradations: process
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variation effects (A), radiation effects (B), and interface traps
effects due to aging (C).
A. PROCESS VARIATION EFFECTS
First, we would like to mention that even through the
presented analysis in this manuscript is only for the
MADD circuit (which is a digital circuit), the characterized
NCFET-aware cell library contains a wide range of different
standard cell types. In [34], we investigated the impact of var-
ious sources of variability on the NCFET transistor compared
to the baseline transistor. In addition, the impact of variability
effects on the delay of all standard cells is also studied for
both baseline and NCFET cells. The following sources of
variability were considered: work-function, channel length,
Fin height, Fin thickness, effective oxide thickness, ferro-
electric thickness, coercive field of ferroelectric and remnant
polarization in ferroelectric. In our analysis, we also account
for different voltages, in order to explore how reduced voltage
in NCFET may impact variation.
Our analysis demonstrated that, at the same operat-
ing voltage VDD, NCFET always exhibits less variation
(σ ION /µION ) compared to the baseline, as shown in Fig. 6.
This is due to the internal voltage amplification provided by
the negative capacitance effect. When the voltage is reduced,
the impact of variation becomes larger in both NCFET and
baseline transistors, as expected. However, NCFET suffers
less from variability due to the help of negative capacitance
FIGURE 6. Impact of variability on the NCFET compared to the baseline
case. (a and b) present the analysis at the device level for p-type and
N-type, respectively, w.r.t. the induced variation in the ON current of
transistor at different operating voltages. (c and d) present the analysis
with respect to the delay variation in all cells within the completed
standard cell library. In (c), we present the case of baseline operated at
the nominal voltage of 0.7V and in (d), we present the NCFET case
operated at 0.4V. Results obtained from [34].
that improves the electrostatic integrity. In other words,
the obtained voltage amplification compensate to some
degree the reduction in operating voltage. However, when we
compare the variation in the baseline transistor that operates
at the nominal voltage (i.e., 0.7V) with the NCFET transistor
that operates at a lower voltage (e.g., 0.3V and 0.4V), NCFET
exhibits a higher variation.
In Fig. 6(a and b), we present the results of variation
with respect to (σ ION /µION ) for both NCFET and baseline
transistors. For the case of NCFET, we show the impact
of ferroelectric variability ‘‘ferro-alone’’ (i.e., coercive field
of ferroelectric and remnant polarization in ferroelectric),
in addition to the ‘‘combined’’ impact of all variability
sources together (i.e., work-function, channel length, Fin
height, Fin thickness, effective oxide thickness, ferroelec-
tric thickness, coercive field of ferroelectric and remnant
polarization in ferroelectric). In Fig. 6(c and d), we show
the impact of variability sources on the delay of all standard
cells within the standard cell library. In Fig. 6(c), we present
the baseline case in which the nominal voltage (0.7V ) is
considered. Whereas, in Fig. 6(d), we present the NCFET
case in which a reduced voltage (0.4V ) is considered.
B. RADIATION EFFECTS
In [35], we have studied the impact of radiation effects
on SRAM cells for both baseline and NCFET transistors
using calibrated TCAD simulations. It has been demon-
strated that the internal voltage amplification obtained in
the negative capacitance effect along with the improvement
in the electrostatic integrity enables NCFET-based SRAMs
to recover faster from a particle strike than the baseline
SRAM, i.e., NCFET-based SRAM exhibits a larger critical
charge than the baseline SRAM. However, when comparing
NCFET-based SRAM (operated at low voltage) with baseline
SRAM (operated at higher voltage), NCFET-based SRAM
exhibts a lower resiliency to radiation.
C. INTERFACE TRAPS EFFECTS
In [36], we studied the impact of interface traps on the device
characteristics of NCFET compared to the baseline transistor
using calibrated TCAD simulations. Our analysis showed
that, at the same interface trap concentration, the NCFET
always exhibits less degradation than the baseline transistor
due to the better electrostatic integrity caused by the nega-
tive capacitance effect. However, the amplified electric field
across the SiO2 layer within NCFET can lead to a larger
interface trap concentration.
IX. CONCLUSION
Negative Capacitance Field-Effect Transistor technology is
at the forefront of the steep-slope transistors that overcome
the fundamental limit in technology w.r.t voltage scaling.
NCFET is rapidly gaining a significant attraction in both
academia and industry after it became compatible with the
existing CMOS fabrication process. In this work, we are the
first to evaluate the impact of steep-slope NCFET transistors
43756 VOLUME 9, 2021
G. Zervakis et al.: Impact of NCFET on Neural Network Accelerators
on improving the speed, energy efficiency, and accuracy of
Neural Network inference. Through our holistic evaluation,
we demonstrated that, compared to conventional 7nm Fin-
FET, NC-FinFET provides up to 36.4% higher frequency
and up to 55.5% lower energy. In addition, under the same
frequency budget, NC-FinFET enables increasing the pre-
cision of the performed computations and thus, increasing
the accuracy of the NN inference while still reducing, in the
meantime, the energy requirements of the NN accelerators
(i.e. no tradeoffs).
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